a]:text-inherit [&>a]:underline">
When you purchase through links on our site, we may earn an affiliate commission. Here’s how it works .
After first bringing hybrid bonding to EPYC processors with Milan-X in 2022, AMD followed up a little over a year later with Genoa-X. Turin came and went without a chip sporting stacked SRAM, but now, it’s back with Venice-X. The critical change this time around doesn’t come from big jumps in core count — and consequently cache — as is the case with the standard SP7 lineup. Rather, it’s the 5.3 GHz boost clock speed, another pillar of Venice broadly, that’s particularly beneficial in the HPC workloads Venice-X targets.
As you can see from the top EPYC -X chips from previous generations, boost clocks were significantly lower for the X chips, and higher frequencies were available within the standard chips from each family. Milan scaled up to 4.1 GHz, while Genoa could climb to 4.4 GHz, just not on the EPYC -X chips. Venice-X brings up to the maximum 5.3 GHz boost clock available across the range, unifying a high frequency with a large pool of bonded L3 for HPC workloads.
There are still details missing about Venice-X, including the base frequency, how many SKUs are in the lineup and what their specs are, and the TDP (though the 400 to 600 W range available to other Venice CPUs is likely). The chips appear to use the SP7 socket, however, keeping with previous EPYC -X chips.
The platform comes with 96 PCIe 6.0 lanes, while the smaller SP8 platform targeting enterprises trades memory channels for PCIe lanes. Venice-X comes with the full 16-channel memory setup available on SP7, including support for MRDIMMs at 12,800 MT/s that can drive the quoted 1.6 TB/s of per-socket memory bandwidth.
AMD Zen 6 EPYC ‘Venice’ deep dive and benchmarking
Key considerations
- Investor positioning can change fast
- Volatility remains possible near catalysts
- Macro rates and liquidity can dominate flows
Reference reading
- https://www.tomshardware.com/pc-components/cpus/SPONSORED_LINK_URL
- https://www.tomshardware.com/pc-components/cpus/amds-venice-x-maxes-out-family-at-5-3-ghz-returning-3d-v-cache-to-data-center-after-four-years-chips-target-hpc-workloads-with-pcie-6-0-and-1-6-tb-s-memory-bandwidth#main
- https://futureplc.com/privacy-policy/
- All net-connected vehicles from two major automakers allowed hackers to remotely unlock doors and start the engine
- NVIDIA Expands Open Source Commitment With OpenShell Donation and New AI Infrastructure
- Save 36% on this Hoto cordless rotary 3D printing toolkit for makers, now under $32
- Korea’s AI Ecosystem Advances and Secures Agentic AI With NVIDIA
- Microsoft lobbies against potential ban on Chinese optical networking gear for AI data centers as FCC mulls restricting imports
Informational only. No financial advice. Do your own research.